View ZL38065GDG2_5974681.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 zarlink semiconductor inc. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright 2004-2006, zarlink semiconductor inc. all rights reserved. features ? independent multiple channels of echo cancellation; from 32 channels of 64 ms to 16 channels of 128 ms with the ability to mix channels at 128 ms or 64 ms in any combination ? fully compliant to itu-t g.165, g.168 (2000) and (2002) specifications ? passed all at&t voice quality tests for carrier grade echo canceller systems. ? unparalleled in-system tunability ? sub 50 ms initial convergence times under many typical network conditions ? fast reconvergence on echo path changes ? patented advanced non-linear processor with high quality subjective performance ? superior noise matching algorithm ? pcm coding, /a-law itu-t g.711 or sign magnitude ? per channel fax/modem g.164 2100 hz or g.165 2100 hz phase reversal tone disable ? per channel echo canceller parameters control ? transparent data transfer and mute ? protection against narrow band signal divergence and instability in high echo environments ? +9 db to -12 db level adjusters (3 db steps) at all signal ports ? offset nulling of all pcm channels ? independent power down mode for each group of 2 channels for power management ? compatible to st-bus and gci interface at 2 mbps serial pcm ? 3.3 v pads and 1.8 v logic core operation with 5 v tolerant inputs ? ieee-1149.1 (jtag) test access port applications ? voice over ip network gateways ? voice over atm, frame relay ? t1/e1/j1 multichannel echo cancellation january 2006 ordering information zl38065qcg 100 pin lqfp trays, bake & drypack zl38065gdg 208 ball lbga trays, bake & drypack zl38065qcg1 100 pin lqfp* trays, bake & drypack ZL38065GDG2 208 ball lbga** trays, bake & drypack *pb free matte tin **pb free tin/silver/copper -40 c to +85 c zl38065 32 channel voice echo canceller data sheet figure 1 - zl38065 device overview reset rout ic0 sout ds cs r/w a12-a0 dta d7-d0 echo canceller pool v ss v dd1 (3.3v) tdi tdo tck trst tms rin irq c4i f0i mclk ode sin fsel test port microprocessor interface timing unit serial to parallel parallel to serial pll group 0 eca/ecb group 4 eca/ecb group 8 eca/ecb group 12 eca/ecb group 1 eca/ecb group 5 eca/ecb group 9 eca/ecb group 13 eca/ecb group 2 eca/ecb group 6 eca/ecb group 10 eca/ecb group 14 eca/ecb group 3 eca/ecb group 7 eca/ecb group 11 eca/ecb group 15 eca/ecb note: refer to figure 4 for echo canceller block diagram v dd2 (1.8 v)
zl38065 data sheet 2 zarlink semiconductor inc. ? wireless base stations ? echo canceller pools description the zl38065 voice echo canceller implements a cost effect ive solution for telephony voice-band echo cancellation conforming to itu-t g.168 requirements. the zl38065 architecture contains 16 groups of two echo cancellers (eca and ecb) which can be configured to provide tw o channels of 64 ms or one channel of 128 ms echo cancellation. this provides 32 channels of 64 ms to 16 channels of 128 ms echo cancellation or any combination of the two configurations. the z l38065 supports itu-t g.165 and g.164 tone disable requirements. figure 2 - 100 pin lqfp 31 30 50 17 11 9 725 23 21 19 3 5 13 15 1 d7 d6 d5 d4 d3 d2 d1 d0 cs ds vss nc r/w dta 2 4 6 8 10121416182022 24 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 29 28 27 26 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 100 77 99 76 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 a1 a2 a3 a4 a5 a0 vdd1 vdd2 nc vss a6 a7 a8 a9 a10 vss vdd2 vdd1 vss vss pllvss2 nc ode sout rout sin nc nc vss c4ib foib rin vdd2 vdd2 mclk fsel pllvss1 pllvdd vdd1 tms tdi tdo tck vss trstb resetb irqb zl38065qc nc (100 pin lqfp) v dd1 = 3.3 v v dd2 = 1.8 v nc vdd1 vss nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc ic0 ic0 ic0 ic0 ic0 ic0 ic0 ic0 ic0 a11 a12 ic0 ic0 ic0 ic0 nc
zl38065 data sheet table of contents 3 zarlink semiconductor inc. 1.0 device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 1.1 adaptive filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1.2 double-talk detector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1.3 path change detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 1.4 non-linear processor (nlp) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 1.5 disable tone detector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.6 instability detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.7 narrow band signal detector (nbsd). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.8 offset null filter. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.9 adjustable level pads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1.10 itu-t g.168 compliance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.0 device configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.1 normal configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.2 back-to-back configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.3 extended delay configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.0 echo canceller functional states . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.1 mute. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.2 bypass. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.3 disable adaptation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.4 enable adaptation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.0 zl38065 throughput delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.0 serial pcm i/o channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.1 serial data interface timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6.0 memory mapped control and status registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.1 normal configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.2 extended delay configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.3 back-to-back configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.4 power up sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6.5 power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.6 call initialization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.7 interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.0 jtag support. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.1 test access port (tap) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7.2 instruction register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 7.3 test data registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
zl38065 data sheet list of figures 4 zarlink semiconductor inc. figure 1 - zl38065 device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 figure 2 - 100 pin lqfp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 figure 3 - 208 ball lbga . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 4 - functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 figure 5 - sample g.168 test 2a convergence result . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 6 - disable tone detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 7 - normal device configuration (64 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 8 - back-to-back device configuration (64 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 5 figure 9 - extended delay configuration (128 ms) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 10 - st-bus and gci interface channel assignment for 2 mbps data streams . . . . . . . . . . . . . . . . . . . . 18 figure 11 - memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 12 - power up sequence flow diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 13 - the mu profile. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 figure 14 - st-bus timing at 2.048 mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 figure 15 - gci interface timing at 2.048 mbps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 16 - output driver enable (ode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 17 - master clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 18 - motorola non-multiplexed bus timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
zl38065 data sheet list of tables 5 zarlink semiconductor inc. table 1 - quiet pcm code assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 2 - memory page selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 3 - group and channel allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 4 - memory mapping of per channel control and status registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
zl38065 data sheet 6 zarlink semiconductor inc. figure 3 - 208 ball lbga b c d e f g h j k l m n 12345678910111213 1 - a1 corner is identified by metallized markings. a 14 15 16 p r t 1 v dd2 c4i f0i rin sin rout ode a1 sout mclk fsel tms tdi tck reset irq ds cs r/w dta d0 d1 d2 d4 d5 d6 d7 a10 a9 a8 a7 a6 a5 a4 a3 a2 zl38065gd v dd1 ic0 pllvss pllvdd ic0 ic0 ic0 ic0 ic0 ic0 ic0 ic0 ic0 a11 a12 ic0 ic0 ic0 vdd1 v ss nc nc tdo trst a0 d3 nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc nc v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd1 v dd2 v dd2 v dd2 v dd2 v dd2 v dd2 v dd2 v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v dd1
zl38065 data sheet 7 zarlink semiconductor inc. pin description pin name pin # description 208-ball lbga 100 pin lqfp v ss a1, a3,a7,a11, a13, a15, a16, b2, b6, b8, b12, b14, b15, b16, c3, c5, c7, c9, c11, c12, c13, c14, c16, d4, d8, d10, d12, d13, e3, e4, e14, f13, g3, g4, g7, g8, g9, g10, h7, h8, h9, h10, h13, h14, j7, j8, j9, j10, k7, k8, k9, k10, k13, k14, l3, l4, m13, m14, m15, n3, n4, n5, n7, n9, n11, n13, p2, p3, p5, p7, p9.p11, p13, p14, r2, r14, r15, r16, t1, t3, t7, t10, t14, t16 5, 18, 32, 42, 56, 69, 81, 98 ground. v dd1 a5, a9, b10, c4, c8, b4, c10, d3, d5, d7, d9, d11, d14, e13, f3, f4, f14, h3, h4, j13, j14, l13, l14, m3, m4, n6, n8, n10, n14, n15, p4, p6, p8, p10, p15, r4, r6, r8, r10, r12, t5, t12 27, 48, 77, 100 positive power supply. nominally 3.3 v (i/o voltage). v dd2 c6, d6, j3, j4, n12, p12, g13, g14 14, 37, 64, 91 positive power supply. nominally 1.8 v (core voltage). ic0 a12, a10, a6, a2, b1, b3, c1, c2, d2, e2, j2, k2, r1 7, 65, 66, 67, 68, 70, 71, 72, 86, 87, 88, 93, 94 internal connection. these pins must be connected to v ss for normal operation. nc a14, c15, d1, d15, e1, f1, g1, g15, h1, h15, j1, j15, k1, k15,l1,l15,f2,l2 24, 25, 26, 44, 45, 46, 47, 49, 51, 52, 53, 54, 55, 73, 74, 75, 76, 78, 79, 80, 82, 83, 84, 85, 89, 99, 50 no connection. these pins must be left open for normal operation.
zl38065 data sheet 8 zarlink semiconductor inc. irq r9 9 interrupt request (open drain output). this output goes low when an interrupt occurs in any channel. irq returns high when all the interrupts have been read from the interrupt fifo register. a pull-up resistor (1 k typi cal) is required at this output. ds r11 10 data strobe (input) . this active low input works in conjunction with cs to enable the read and write operations. cs r13 11 chip select (input). this active low input is used by a microprocessor to activate the microprocessor port. r/w r5 12 read/write (input) . this input controls the direction of the data bus lines (d7-d0) during a microprocessor access. dta r7 13 data transfer acknowledgment (open drain output) . this active low output indicates that a data bus transfer is completed. a pull-up resistor (1 k typical) is required at this output. d0..d7 t2,t4,t6,t8,t9,t11, t13,t15 15, 16, 17, 19, 20, 21, 22, 23 data bus d0 - d7 (bidirectional) . these pins form the 8 bit bidirectional data bus of the microprocessor port. a0..a12 p16,n16,m16,l16,k16, j16,h16,g16,f16,e16, d16, e15, f15 28, 29, 30, 31, 33, 34, 35, 36, 38, 39, 40, 41, 43 address a0 to a12 (input) . these inputs provide the a12 - a0 address lines to the internal registers. ode b13 57 output drive enable (input). this input pin is logically and?d with the ode bit-6 of the main control register. when both ode bit and ode input pin are high, the rout and sout st-bus outputs are enabled. when the ode bit is low or the ode input pin is low, the rout and sout st-bus outputs are high impedance. sout a8 58 send pcm signal output (output) . port 1 tdm data output streams. sout pin outputs se rial tdm data streams at 2.048 mbps with 32 channels per stream. rout b9 59 receive pcm signal output (output) . port 2 tdm data output streams. rout pin outputs se rial tdm data streams at 2.048 mbps with 32 channels per stream. sin b11 60 send pcm signal input (input). port 2 tdm data input streams. sin pin receives serial tdm data streams at 2.048 mbps with 32 channels per stream. rin b7 61 receive pcm signal input (input). port 1 tdm data input streams. rin pin receives se rial tdm data streams at 2.048 mbps with 32 channels per stream. pin description (continued) pin name pin # description 208-ball lbga 100 pin lqfp
zl38065 data sheet 9 zarlink semiconductor inc. f0i b5 62 frame pulse (input). this input accepts and automatically identifies frame synchronization signals formatted according to st-bus or gci interface specifications. c4i a4 63 serial clock (input). 4.096 mhz serial clock for shifting data in/out on the serial streams (rin, sin, rout, sout). mclk g2 90 master clock (input). nominal 10 mhz or 20 mhz master clock input. may be connected to an asynchronous (relative to frame signal) clock source. fsel h2 92 frequency select (input). this input selects the master clock frequency operation. when fsel pin is low, nominal 19.2 mhz master clock input must be appl ied. when fsel pin is high, nominal 9.6 mhz master cl ock input must be applied. pllvss1 pllvss2 k3 97, 95 pll ground. must be connected to v ss pllv dd k4 96 pll power supply. must be connected to v dd2 = 1.8 v tms m2 1 test mode select (3.3 v input). jtag signal that controls the state transitions of the tap controller. this pin is pulled high by an internal pull-up when not driven. tdi m1 2 test serial data in (3.3 v input). jtag serial test instructions and data are shifted in on this pin. this pin is pulled high by an internal pull-up when not driven. tdo n1 3 test serial data out (output). jtag serial data is output on this pin on the falling edge of tck. this pin is held in high impedance state when jtag scan is not enabled. tck p1 4 test clock (3.3 v input). provides the clock to the jtag test logic. trst n2 6 test reset (3.3 v input). asynchronously initializes the jtag tap controller by putting it in the test-logic-reset state. this pin should be pulsed low on power-up or held low, to ensure that the zl38065 is in the normal functional mode. this pin is pulled by an internal pull-down when not driven. reset r3 8 device reset (schmitt trigger input). an active low resets the device and puts the zl38065 into a low-power stand-by mode. when the reset pin is returned to logic high and a clock is applied to the mclk pin, the device will automatically execute initialization routines, which preset all the main control and status registers to their default power-up values. pin description (continued) pin name pin # description 208-ball lbga 100 pin lqfp
zl38065 data sheet 10 zarlink semiconductor inc. 1.0 device overview the zl38065 architecture contains 32 echo cancellers divi ded into 16 groups. each group has two echo cancellers, echo canceller a and echo canceller b. each group can be configured in normal, extended delay or back-to- back configurations. in normal configuration , a group of echo cancellers provides two channels of 64 ms echo cancellation, which run independent ly on different channels. in extended delay configuration, a group of echo cancellers achieves 128 ms of echo cancellation by cascading the two echo cancellers (a & b). in back-to-back configuration, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel, provid ing full-duplex 64 ms echo cancellation. each echo canceller contains the following main elements (see figure 4). ? adaptive filter for estimating the echo channel ? subtractor for cancelling the echo ? double-talk detector for disabling the filt er adaptation during periods of double-talk ? path change detector for fast reconvergence on major echo path changes ? instability detector to combat instability in very low erl environments ? patented advanced non-linear processor for suppression of residual echo, with comfort noise injection ? disable tone detectors for detecting valid disable tones at send and receive path inputs ? narrow-band detector for preventing adaptive filter divergence from narrow-band signals ? offset null filters for removing the dc component in pcm channels ? +9 to -12 db level adjusters at all signal ports ? parallel controller interface compatib le with motorola microcontrollers ? pcm encoder/decoder compatible with /a-law itu-t g.711 or sign-magnitude coding each echo canceller in the zl38065 has four functional states: mute , bypass , disable adaptation and enable adaptation . these are explained in section 3.0, ?echo canceller functional states?. figure 4 - functional block diagram non-linear processor offset null linear/ /a-law microprocessor interface double - talk detector control narrow-band detector /a-law/ linear offset null echo canceller (n), where 0 < n < 31 sout rin sin rout - programmable bypass (channel n) (channel n) (channel n) (channel n) st-bus st-bus port2 port1 muter mutes +9 to -12 db level adjust linear/ /a-law +9 to -12 db level adjust +9 to -12 db level adjust /a-law/ linear +9 to -12 db level adjust adaptive filter disable tone detector disable tone detector detector path change instability detector
zl38065 data sheet 11 zarlink semiconductor inc. 1.1 adaptive filter the adaptive filter adapts to the echo path and generates an es timate of the echo signal. this echo estimate is then subtracted from sin. for each group of echo cancellers, the adaptive filter is a 1024 tap fir adaptive filter which is divided into two sections. each section contains 512 taps providing 64 ms of echo estimation. in normal configuration , the first section is dedicated to channel a and the second section to channel b. in extended delay configuration , both sections are cascaded to provide 12 8 ms of echo estimation in channel a. in back-to back configuration , the first section is used in the receive directi on and the second section is used in the transmit direction for the same channel. the zl38065 offers industry leading co nvergence speeds, both in initial convergence and reconvergence. a sample test result from g.168-2002 test 2a can be seen in figure 5. this test result demonstrates one of the many conditions where the zarlink device offer sub 50 ms initial conver gence times (g.168 test 2a, hybrid 5, 40 ms delay, erl=24db, lrin=0dbm0). full g.168 test results ac ross all hybrids and test conditions are available upon request. figure 5 - sample g.168 test 2a convergence result 1.2 double-talk detector double-talk is defined as those period s of time when signal energy is pres ent in both directions simultaneously. when this happens, it is necessary to disable the filt er adaptation to prevent dive rgence of the adaptive filter coefficients. note that when double-ta lk is detected, the adaptation proces s is halted but the echo canceller continues to cancel echo using the previous converged echo profile. a double-talk condition exists whenever the relative signal levels of rin (lrin) and sin (lsin) meet the following condition: lsin > lrin + 20log 10 (dtdt) where dtdt is the double-talk dete ction threshold. lsin and lrin ar e signal levels expressed in dbm0. a different method is used when it is uncertain whethe r sin consists of a low level double-talk signal or an echo return. during these periods, the adaptation process is slowed down but it is not halted. the slow convergence speed is set using the slow sub-register in control regi ster 4. during slow converg ence, the adaptation speed is
zl38065 data sheet 12 zarlink semiconductor inc. reduced by a factor of 2 slow relative to normal convergence for non-ze ro values of slow. if slow equals zero, adaptation is halted completely. in the g.168 standard, the echo return loss is expected to be at least 6 db. this implies that the double-talk detector threshold (dtdt) should be set to 0.5 (-6 db). however, in order to achi eve additional guardband, the dtdt is set internally to 0.5625 (-5 db). in some applications the return loss can be higher or lower than 6 db. the zl38065 allows the user to change the detection threshold to suit each application?s need. this threshold can be set by writing the desired threshold value into the dtdt register. the dtdt register is 16 bits wide. th e register value in hexadecimal can be calculated with the following equation: dtdt (hex) = hex(dtdt (dec) * 32768) where 0 < dtdt (dec) < 1 example:for dtdt = 0.5625 (-5 db), the hexadecimal value becomes hex( 0.5625 * 32768 ) = 4800 hex 1.3 path change detector integrated into the zl38065 is a path change detector. this permits fast reconvergence when a major change occurs in the echo channel. subtle changes in the echo channel are also tracked automatically once convergence is achieved, but at a much slower speed. the path change detector is activated by setting the path det bit in control register 3 to ?1?. an optional path clearing feature can be enabled by setting the pathclr bit in control register 3 to ?1?. with path clearing turned on, the existing echo channel estimate will also be cleared (i .e. the adaptive filter will be filled with zeroes) upon detection of a major path change. 1.4 non-linear processor (nlp) after echo cancellation, there is always a small am ount of residual echo which may still be audible. the zl38065 uses zarlink?s patented advanced nlp to remove residual echo signals which have a level lower than the adaptive suppression threshold (tsup in g.168). this threshold depends upon the level of the rin (lrin) reference signal as well as the programmed value of the non-linear processor thre shold register (nlpthr). tsup can be calculated by the following equation: tsup = lrin + 20log 10 (nlpthr) where nlpthr is the non-linear processor threshold register value and lrin is the relative power level expressed in dbm0. the nlpthr register is 16 bits wide. the regi ster value in hexadecimal can be calculated with the following equation: nlpthr (hex) = hex(nlpthr (dec) * 32768) where 0 < nlpthr (dec) < 1 when the level of residual error signal falls below tsup, the nlp is activated further attenuating the residual signal by an additional 30 db. to prevent a perceived decrease in background noise due to the activation of the nlp, a spectrally-shaped comfort noise , equivalent in power level to the backgr ound noise, is injected. this keeps the perceived noise level constant. cons equently, the user does not hear the ac tivation and de-activation of the nlp. the nlp processor can be disabled by setting the nlpdis bit to ?1? in control register 2.
zl38065 data sheet 13 zarlink semiconductor inc. the comfort noise injector can be disabled by setting the in jdis bit to ?1? in control r egister 1. it should be noted that the nlpthr is valid and the comfort noise in jection is active only when the nlp is enabled. the advanced nlp uses an exponential noise ramping scheme to quickly and more accurately estimate the background noise level. a linear noise ramping method can also be used. the injctrl bit in control register 3 selects the ramping scheme. the nlinc register is used to set the ramping speed. when injctrl = 1, a lower value will give faster ramping. the noise scaling register can be used to adj ust the relative volume of the comfort noise. lowering th is value will scale the injected noise level down, conversely, rais ing the value will scale the comfort noise up. important note: the noise scaling register has been pre-programmed with g.168 compliant values. changing this value may result in undesirable comfort noise performance and g.168 test failures. the advanced nlp also contains safeguards to prevent double-talk and uncancelled echo from being mistaken for background noise. these features can be disabled by setting the nlrun1 and nlrun2 bits in control register 3 to ?0?. 1.5 disable tone detector the g.165 recommendation defines the disable tone as having the following ch aracteristics: 2100 hz ( 21 hz) sine wave, a power level between -6 to -31 dbm0, and a phase reversal of 180 degrees (25 degrees) every 450 ms (25 ms). if the disable tone is pr esent for a minimum of one second wi th at least one phase reversal, the tone detector will trigger. the g.164 recommendation defines the disable tone as a 2100 hz (+ 21 hz) sine wave with a power level between 0 to -31 dbm0. if the disable tone is present for a mi nimum of 400 ms, with or wit hout phase reversal, the tone detector will trigger. the zl38065 has two tone detectors per channels (for a tota l of 64) in order to monitor the occurrence of a valid disable tone on both rin and sin. upon detection of a disabl e tone, td bit of the status register will indicate logic high and an interrupt is generated (i.e., irq pin low). refer to figure 6 and to the interrupts section. figure 6 - disable tone detection once a tone detector has been triggered, there is no long er a need for a valid disable tone (g.164 or g.165) to maintain tone detector status (i.e., td bit high). the tone de tector status will only release (i.e., td bit low) if the signals rin and sin fall below -30 dbm0, in the frequency range of 390 hz to 700 hz, and below -34 dbm0, in the frequency range of 700 hz to 3400 hz, for at least 400 ms . whenever a tone detector releases, an interrupt is generated (i.e., irq pin low). the selection between g.165 and g.164 tone disable is cont rolled by the phdis bit in control register 2 on a per channel basis. when the phdis bit is set to ?1 ?, g.164 tone disable requirements are selected. td bit rin sin echo canceller a tone detector tone detector status reg eca td bit rin sin echo canceller b tone detector tone detector status reg ecb
zl38065 data sheet 14 zarlink semiconductor inc. in response to a valid disable tone, the echo canceller must be switched from the enable adaptation state to the bypass state. this can be done in two ways, automatica lly or externally. in automa tic mode, the tone detectors internally control the switching betw een enable adaptation and bypass states . the automatic mode is activated by setting the autotd bit in control register 2 to high. in external mode, an exte rnal controller is needed to service the interrupts and poll the td bits in the status registers. following the detection of a di sable tone (td bit high) on a given channel, the external controller must switch the echo canceller from enable adaptation to bypass state. 1.6 instability detector in systems with very low echo channel return loss (erl ), there may be enough feedback in the loop to cause stability problems in the adaptive filter. this instability can result in variabl e pitched ringing or oscillation. should this ringing occur, the instability detector wi ll activate and suppres s the oscillations. the instability detector is acti vated by setting the ringclr bit in control register 3 to ?1?. 1.7 narrow band signal detect or (nbsd) single or dual frequency tones (i.e., dtmf tones) present in the receive input (rin) of the echo canceller for a prolonged period of time may cause t he adaptive filter to diverge. the na rrow band signal detector (nbsd) is designed to prevent this by detecting single or dual to nes of arbitrary frequency, phase, and amplitude. when narrow band signals are detected, adaptation is halted but the echo canc eller continues to cancel echo. the nbsd will be active regardless of the echo canceller functional state. however t he nbsd can be disabled by setting the nbdis bit to ?1 ? in control register 2. 1.8 offset null filter adaptive filters in general do not operate properly wh en a dc offset is present at any input. to remove the dc component, the zl38065 incorporates offset null filters in both rin and sin inputs. the offset null filters can be disabled by setti ng the hpfdis bit to ?1? in control register 2. 1.9 adjustable level pads the zl38065 provides adjustable level pads at rin, rout, sin and sout. this setup allows signal strength to be adjusted both inside and outside the echo path. each sig nal level may be independently scaled with anywhere from +9 db to -12 db level, in 3 db steps. level values are set using the gains register. caution: gain adjustment can help interface the zl38065 to a particular system in or der to provide optimum echo cancellation, but it can also degrade performance if not do ne carefully. excessive loss may cause low signal levels and slow convergence. exercise great ca re when adjusting these values. also, due to internal signal routings in back to back mode, it is not recommended that gain adjustments be used on rin or sout in this mode. the -12 db pad bit in control register 1 is still supported as a legacy feature. setting this bit will provide 12 db of attenuation at rin, and override the values in the gains register. 1.10 itu-t g.168 compliance the zl38065 has been certified g.168 (1997), (2000) an d (2002) compliant in all 64 ms cancellation modes (i.e., normal and back-to-back configurations) by in-hous e testing with the dspg ect-1 echo canceller tester. the zl38065 has also been tested for g.168 compliance and all voice quality tests at at&t labs. the zl38065 was classified as ?carrier grade? echo canceller.
zl38065 data sheet 15 zarlink semiconductor inc. 2.0 device configuration the zl38065 architecture contains 32 echo cancellers divided into 16 groups. each group has two echo cancellers which can be individually controlled (echo canceller a (eca) and echo canceller b (ecb)). they can be set in three distinct configurations: normal, back-to-back, and extended delay . see figures 7, 8 and 9. 2.1 normal configuration in normal configuration, the two echo cancellers (echo canceller a and b) are positioned in parallel, as shown in figure 7, providing 64 milliseconds of echo cancellation in two channels simultaneously. figure 7 - normal device configuration (64 ms) 2.2 back-to-back configuration in back-to-back configuratio n, the two echo cancellers from the same group are positioned to cancel echo coming from both directions in a single channel providing full-duplex 64 ms echo canc ellation. see figure 8. this configuration uses only one timeslot on port1 and port 2 and the second timeslot nor mally associated with ecb contains zero code. back-to-back configuration allows a no-glue interface for applications where bidirectional echo cancellation is required. figure 8 - back-to-back device configuration (64 ms) rin rout sout sin echo path a echo path b + - channel a channel a + - channel b channel b eca ecb adaptive filter (64 ms) adaptive filter (64 ms) port1 port2 + eca sin sout rout rin - ecb + - echo echo path path adaptive filter (64 ms) adaptive filter (64 ms) port1 port2
zl38065 data sheet 16 zarlink semiconductor inc. back-to-back configuration is selected by writing a ?1? into the bbm bit of control register 1 for both echo canceller a and echo canceller b for a given group of echo canceller. table 3 shows the 16 groups of 2 cancellers that can be configured into back-to-back. examples of back-to-back configuration include positi oning one group of echo cancellers between a codec and a transmission device or between two codecs for echo control on analog trunks. 2.3 extended de lay configuration in this configuration, the two echo cancellers from the same group are internally cascaded into one 128 milliseconds echo canceller. see figure 9. this conf iguration uses only one time slot on port1 and port2 and the second timeslot normally associat ed with ecb contains quiet code. figure 9 - extended delay configuration (128 ms) extended delay configuration is selected by writing a ?1? into the extdl bit in echo canceller a, control register 1. for a given group, only echo canceller a, control regi ster 1, has the extdl bit. for echo canceller b control register 1, bit 0 must always be set to zero. table 3 shows the 16 groups of 2 cancellers that can each be configured into 64 ms or 128 ms echo tail capacity. 3.0 echo canceller functional states each echo canceller has four functional states: mute, bypass, disable adaptation and enable adaptation . 3.1 mute in normal and in extended delay confi gurations, writing a ?1? into the muter bit replaces rin with quiet code which is applied to both the adaptive filter and rout. writing a ?1? into the mutes bit replaces the sout pcm data with quiet code. in back-to-back configuration, writing a ?1? into the muter bit of echo canceller a, control register 2, causes quiet code to be transmitted on rout. writing a ?1? into the mutes bit of echo canceller a, control register 2, causes quiet code to be transmitted on sout. linear 16 bits 2?s complement sign/ magnitude -law a-law ccitt (g.711) -law a-law +zero (quiet code) 0000 hex 80 hex ff hex d5 hex table 1 - quiet pcm code assignment + - channel a channel a eca sin sout rout rin echo path a adaptive filter (128 ms) port1 port2
zl38065 data sheet 17 zarlink semiconductor inc. in extended delay and in back-to-back configurations, muter and mutes bits of echo canceller b must always be ?0?. refer to figure 4 and to control register 2 for bit description. 3.2 bypass the bypass state directly transfers pcm codes from rin to rout and from sin to sout. when bypass state is selected, the adaptive filter coefficients are reset to zero. bypass state must be selected for at least one frame (125 s) in order to properly clear the filter. 3.3 disable adaptation when the disable adaptation state is selected, the adaptive fi lter coefficients are frozen at their current value. the adaptation process is halted, however, the echo canceller continues to cancel echo. 3.4 enable adaptation in enable adaptation state, the adaptive filter coefficients are continually u pdated. this allows the echo canceller to model the echo return path characteristics in orde r to cancel echo. this is the normal operating state. the echo canceller functions are selected in control regi ster 1 and control register 2 through four control bits: mutes, muter, bypass and adaptdis. refer to the registers description for details. 4.0 zl38065 throughput delay the throughput delay of the zl38065 varies according to the device configuration. for a ll device configurations, rin to rout has a delay of two frames and si n to sout has a delay of three frames. in bypass state, the rin to rout and sin to sout paths have a delay of two frames. 5.0 serial pcm i/o channels there are two sets of tdm i/o streams, each with channels numbered from 0 to 31. one set of input streams is for receive (rin) channels, and the other set of input stream s is for send (sin) channels. likewise, one set of output streams is for rout pcm channels, and the other set is fo r sout channels. see figure 10 for channel allocation. the arrangement and connection of pcm channels to each ec ho canceller is a 2 port i/o configuration for each set of pcm send and receive channels, as illustrated in figure 4. 5.1 serial data interface timing the zl38065 provides st-bus and gci interface timing. the serial interface clock frequency, c4i , is 4.096 mhz. the input and output data rate of the st-bus and gci bus is 2.048 mbps. the 8 khz input frame pulse can be in either st-bus or gci format. the zl38065 automatically detects the presence of an input frame pulse and identifies it as either st-bus or gci. in st-bus format , every second falling edge of the c4i clock marks a bit boundary, and the data is clocked in on the rising edge of c4i , three quarters of the way into the bit cell (see figure 14). in gci format, every second rising edge of the c4i clock marks the bit boundary, and data is clocked in on the second falling edge of c4i , half the way into the bit cell (see figure 15).
zl38065 data sheet 18 zarlink semiconductor inc. figure 10 - st-bus and gci interface channel assignment for 2 mbps data streams 6.0 memory mapped control and status registers internal memory and registers are memory mapped into the address space of the host interface. the internal dual ported memory is mapped into segments on a ?per channe l? basis to monitor and control each individual echo canceller and associated pcm channels. for example, in normal configuration , echo canceller #5 makes use of echo canceller b from group 2. it occupies the internal address space from 0a0 hex to 0bf hex and interfaces to pcm channel #5 on all serial pcm i/o streams. as illustrated in table 4, the ?per channel? registers pr ovide independent cont rol and status bits for each echo canceller. figure 11 shows the memory map of the cont rol/status register blocks for all echo cancellers. each internal echo canceller has four pages of register s. page access control is done through address lines a11 and a12. the majority of registers are located on page 0 (a11=0, a12=0). figure 11 shows which page each of the relevant registers are mapped to respectively. table 2 sh ows how the memory pages are related to address lines a11 and a12. when extended delay or back-to-back configuration is selected, control register 1 of eca and ecb and control register 2 of the selected group of echo cancellers requ ire special care. refer to the register description section. table 3 is a list of the channels used for the 16 grou ps of echo cancellers when they are configured as extended delay or back-to-back. 6.1 normal configuration for a given group (group 0 to 15), 2 pcm i/o channels are used. for example, group 1 echo cancellers a and b, channels 2 and 3 are active. page a12 a11 000 101 210 311 table 2 - memory page selection f0i rin/sin rout/sout channel 31 channel 0 125 sec channel 1 channel 30 st-bus f0i gci interface note: refer to figure 14 and figure 15 for timing details.
zl38065 data sheet 19 zarlink semiconductor inc. 6.2 extended de lay configuration for a given group (group 0 to 15), only one pcm i/o channel is active (echo canceller a) and the other channel carries quiet code. for example, group 2, echo canc eller a (channel 4) will be active and echo canceller b (channel 5) will carry quiet code. 6.3 back-to-back configuration for a given group (group 0 to 15), only one pcm i/o channel is active (echo canceller a) and the other channel carries quiet code. for example, group 5, echo cancelle r a (channel 10) will be active and echo canceller b (channel 11) will carry quiet code. figure 11 - memory mapping group channels group channels 00, 1816, 17 12, 3918, 19 2 4, 5 10 20, 21 3 6, 7 11 22, 23 4 8, 9 12 24, 25 5 10, 11 13 26, 27 6 12, 13 14 28, 29 7 14, 15 15 30, 31 table 3 - group and channel allocation 0000h --> channel 0, eca ctrl/stat registers 001fh 0020h --> channel 1, ecb ctrl/stat registers 003fh 0040h --> channel 2, eca ctrl/stat registers 005fh 0060h --> channel 3, ecb ctrl/stat registers 007fh 03c0h --> channel 30, eca ctrl/stat registers 03dfh 03e0h --> channel 31, ecb ctrl/stat registers 03ffh 0400h --> 040fh main control registers <15:0> group 0 echo cancellers registers groups 2 --> 14 echo cancellers registers group 1 echo cancellers registers group 15 echo cancellers registers 0410h interrupt fifo register 0411h test register 0412h ---> ffffh reserved test register
zl38065 data sheet 20 zarlink semiconductor inc. base address + echo canceller a base address + echo canceller b page ms byte ls byte register name page ms byte ls byte register name 0 - 00h control reg 1 0 - 20h control reg 1 0 - 01h control reg 2 0 - 21h control reg 2 0 - 02h status reg 0 - 22h status reg 0 - 04h flat delay reg 0 - 24h flat delay reg 0 - 06h decay step size reg 0 - 26h decay step size reg 0 - 07h decay step number 0 - 27h decay step number 0 - 08h control reg 3 0 - 28h control reg 3 0 - 09h control reg 4 0 - 29h control reg 4 0 0dh 0ch rin peak detect reg 0 2dh 2ch rin peak detect reg 0 0fh 0eh sin peak detect reg 0 2fh 2eh sin peak detect reg 0 11h 10h error peak detect reg 0 31h 30h error peak detect reg 0 - 12h path change timer 0 - 32h path change timer 0 - 13h path change sensitivity 0 - 33h path change sensitivity 0 15h 14h dtdt/erl 0 35h 34h dtdt/erl 0 17h 16h erllow 0 37h 36h erllow 0 19h 18h nlp threshold 0 39h 38h nlp threshold 0 1bh 1ah step size, mu 0 3bh 3ah step size, mu 0 1dh 1ch gain pad control 0 3dh 3ch gain pad control 0 - 1eh nlp threshold 2 0 - 3eh nlp threshold 2 0 - 1fh rin low power threshold 0 - 3fh rin low power threshold 1 05h 04h estimated cancellation 1 25h 24h estimated cancellation 1 07h 06h residual error signal 1 27h 26h residual error signal 2 11h 10h nlinc 2 11h 10h nlinc 2 19h 18h maximum comfort noise 2 39h 38h maximum comfort noise 2 1bh 1ah nlp ramp-out speed 2 3bh 3ah nlp ramp-out speed 2 1dh 1ch nlp ramp-in speed 2 3dh 3ch nlp ramp-in speed 3 03h 02h noise level estimate 3 23h 22h noise level estimate 3 05h 04h nlp gain factor 3 25h 24h nlp gain factor 3 0dh 0ch noise level scaling factor 3 2dh 2ch noise level scaling factor table 4 - memory mapping of per channel control and status registers
zl38065 data sheet 21 zarlink semiconductor inc. 6.4 power up sequence on power up, the reset pin must be held low for 100 s. forcing the reset pin low will put the zl38065 in power down state. in this state, all intern al clocks are halted, d< 7:0>, sout, rout, dta and irq pins are tristated. the 16 main control registers, the interrupt fifo register and the test regi ster are reset to zero. when the reset pin returns to logic high and a valid mclk is applied, the user must wait 500 s for the pll to lock. c4i and f0i can be active during this period. at this point, the echo canceller must have the internal registers reset to an initial state. this is accomplished by one of two methods. the user can either issue a second hardware reset or perform a software reset. a second har dware reset is performed by driving the reset pin low for at least 500 ns and no more than 1500 ns before being released. a software reset is accomplished by programming a ?1? to each of the pwup bits in the ma in control registers, waiting 250 s (2 frames) and then programming a ?0? to each of the pwup bits. the user must then wait 500 s for the pll to relock. once the pll has locked, the user can power up the 16 groups of echo cancellers individually by writing a ?1? into the pwup bit in main control register of each echo canceller group. for each group of echo cancellers, when the pwup bit toggles from zero to one, echo cancellers a and b execute their initialization routin e. the initialization routine sets their registers, base address+00 hex to base address+3f hex , to the default reset value and clears the adaptive filter co efficients. two frames are necessary for the initialization routine to execute properly. once the initialization routine is executed, the user c an set the per channel control registers, base address+00 hex to base address+3f hex , for the specific application. figure 12 - power up sequence flow diagram system powerup delay 100 s reset held low reset high mclk active delay 500 s reg. reset software hardware reset low delay 1000 ns reset high pwup to ?1? delay 250 s pwup to ?0? delay 500 s ecan ready
zl38065 data sheet 22 zarlink semiconductor inc. 6.5 power management each group of echo cancellers can be placed in power down mode by writing a ?0? into the pwup bit in their respective main control register. when a given group is in power down mode, the corresponding pcm data are bypassed from rin to rout and from sin to sout with two frames delay. refer to the main control register section on page 38 for description. the typical power consumption can be ca lculated with the following equation: p c = 9 * nb_of_groups + 3.6, in mw where 0 nb_of_groups 16. 6.6 call initialization to ensure fast initial convergence on a new call, it is important to clear the adaptive filter. this is done by putting the echo canceller in bypass mode for at least one frame (125 s) and then enabling adaptation. since the narrow band detector is ?on? regardless of th e functional state of echo canceller it is recommended that the echo cancellers are reset befor e any call progress tones are applied. 6.7 interrupts the zl38065 provides an interrupt pin (irq ) to indicate to the host processor when a g.164 or g.165 tone disable is detected and released. although the zl38065 may be configured to react automatically to tone disable status on any input pcm voice channels, the user may want for the ex ternal host processor to respond to tone disable information in an appropriate application-specific manner. each echo canceller will generate an interrupt when a tone disable occurs and w ill generate another interrupt when a tone disable releases. upon receiving an irq , the host cpu should read the interrupt fifo register. this register is a fifo memory containing the channel number of the echo canceller that has generated the interrupt. all pending interrupts from any of the echo cancellers and their associated input chan nel number are stored in this fifo memory. the irq always returns high after a read access to the interrupt fifo register. the irq pin will toggle low for each pending interrupt. after the host cpu has received the channel number of the interrupt source, the corresponding per channel status register can be read from inte rnal memory to determine the cause of the interrupt (see table 4 for address mapping of status register). the td bit indicates the presence of a tone disable. the mirq bit 5 in the main control register 0 masks interrupts from t he zl38065. to provide more flexibility, the mtdbi (bit-4) and mtdai (bit-3) bits in the main cont rol register<15:0> allow to ne disable to be masked or unmasked from generating an interrupt on a per channel basis. refer to the regist ers description section on page 38. 7.0 jtag support the zl38065 jtag interface conforms to the boundary- scan standard ieee1149.1. this standard specifies a design-for-testability technique called boundary-scan test (bst). the opera tion of the boundary scan circuitry is controlled by an test access port (tap) controller. jtag inputs are 3.3 v compliant only.
zl38065 data sheet 23 zarlink semiconductor inc. 7.1 test access port (tap) the tap provides access to many test functions of the zl3 8065. it consists of four input pins and one output pin. the following pins are found on the tap. ? test clock input (tck) the tck provides the clock for the test logic. the tc k does not interfere with any on-chip clock and thus remains independent. the tck permits shifting of test dat a into or out of the boundary-scan register cells concurrent with the operation of the device and without interfering wi th the on-chip logic. ? test mode select input (tms) the logic signals received at the tms input are interprete d by the tap controller to control the test operations. the tms signals are sampled at the rising edge of the tck pulse. this pin is internally pulled to v dd1 when it is not driven from an external source. ? test data input (tdi) serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the tms input. both registers are described in a subsequent section. the received input data is sampled at the rising edge of tck pulses. this pin is internally pulled to v dd1 when it is not driven from an external source. ? test data output (tdo) depending on the sequence previously applied to the tms in put, the contents of either the instruction register or data register are seria lly shifted out towards the tdo. the data fr om the tdo is clocked on the falling edge of the tck pulses. when no data is shifted through the boundary scan cells, the tdo driver is set to a high impedance state. ? test reset (trst) this pin is used to reset the jtag scan struct ure. this pin is internally pulled to v ss . 7.2 instruction register in accordance with the ieee 1149.1 standard, the zl38065 uses public instructions. the jtag interface contains a 3-bit instruction register. in structions are serially loaded into the inst ruction register from the tdi when the tap controller is in its shifted-ir state. subsequently, the in structions are decoded to achieve two basic functions: to select the test data register that will operate while the instruction is current, a nd to define the serial test data register path, which is used to shift data between tdi and tdo during data register scanning. 7.3 test data registers as specified in ieee 11 49.1, the zl38065 jtag interface cont ains three test data registers: ? boundary-scan register the boundary-scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the zl38065 core logic. ? bypass register the bypass register is a single stage shift register that provides a one-bit path from tdi to tdo. ? device identification register the device identification regi ster provides access to the following encoded information: device version number, part number and manufacturer's name.
zl38065 data sheet 24 zarlink semiconductor inc. 8.0 register description power-up 00 hex eca: control register 1 page 0 a12=0 a11=0 r/w address: 00 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 reset injdis bbm pad bypass adpdis 0 extdis functional descripti on of register bits reset when high, the power-up initialization is executed. this presets all register bits including this bit and clears the adaptive filter coefficients. injdis when high, the noise injection process is disabled. when low noise injection is enabled. bbm when high, the back to back co nfiguration is enabled. when low, the normal configuration is enabled. note: do not enable extended-delay and bbm configurations at the same time. always set both bbm bits of the two echo cancellers (c ontrol register 1) of the same group to the same logic value to avoid conflict. pad when high, 12 db of attenuation is inserted into the rin to rout path. when low, the gains register controls the signal levels. bypass when high, sin data is by-passed to sout and rin data is by-passed to rout. the adaptive filter coefficients are set to zero and the filter adaptation is stopped. when low, output data on both sout and rout is a function of the echo canceller algorithm. adpdis when high, echo canceller adaptation is disabled. the voice processor cancels echo. when low, the echo canceller dynamically adapts to the echo path characteristics. 0 bits marked as ?1? or ?0? are reserved bits and should be written as indicated. extdl when high, echo cancellers a and b of th e same group are internally cascaded into one 128 ms echo canceller. when low, echo c ancellers a and b of the same group operate independently. power-up 02 hex ecb: control register 1 page 0 a12=0 a11=0 r/w address: 20 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 reset injdis bbm pad bypass adpdis 1 0 functional descripti on of register bits reset when high, the power-up initialization is execut ed which presets all regist er bits including this bit and clears the adaptive filter coefficients. injdis when high, the noise injection process is disa bled. when low, noise injection is enabled. bbm when high, the back to back co nfiguration is enabled. when low, the normal configuration is enabled. note: do not enable extended-delay and bbm configurations at the same time. always set both bbm bits of the two echo cancellers (c ontrol register 1) of the same group to the same logic value to avoid conflict. pad when high, 12 db of attenuation is inserted into the rin to rout path. when low, the gains register controls the signal levels. bypass when high, sin data is by-passed to sout and rin data is by-passed to rout. the adaptive filter coefficients are set to zero and the filter adaptation is stopped. when low, output data on both sout and rout is a function of the echo canceller algorithm. adpdis when high, echo canceller adaptation is disabled. the voice processor cancels echo. when low, the echo canceller dynamically adapts to the echo path characteristics. 1 bits marked as ?1? or ?0? are reserved bits and should be written as indicated. 0 control register 1 (echo canceller b) bit 0 is a reserved bit and should be written ?0?.
zl38065 data sheet 25 zarlink semiconductor inc. note: in order to correctly write to control register 1 and 2 of ecb, it is necessary to write the data twice to the register, o ne immediately after another. the two writes must be separated by at least 350 ns and no more than 20 us. power-up 00 hex eca: control register 2 page 0 a12=0 a11=0 r/w address: 01 hex + base address ecb: control register 2 r/w address: 21 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 tdis phdis nlpdis autotd nbdis hpfdis mutes muter functional descripti on of register bits tdis when high, tone detection is disabled. when low, tone detection is enabled. when both echo cancellers a and b tdis bits are high, tone di sable processors are di sabled entirely and are put into power down mode. phdis when high, the tone detectors will trigger upon the presence of a 2100 hz tone regardless of the presence/absence of periodic phase reversals. when low, the tone detectors will trigger only upon the presence of a 2100 hz tone with periodic phase reversals. nlpdis when high, the non-linear proces sor is disabled. when low, the non-linear processors function normally. useful for g.165 conformance testing. autotd when high, the echo canceller puts itself in by pass mode when the tone detectors detect the presence of 2100 hz tone. see phdis for qualification of 2100 hz tones. when low, the echo canceller algorithm will rema in operational regardless of the state of the 2100 hz tone detectors. nbdis when high, the narrow-band detector is dis abled. when low, the narrow-band detector is enabled. hpfdis when high, the offset nulling high pass filter s are bypassed in the rin and sin paths. when low, the offset nulling filters are active and will remove dc offsets on pcm input signals. mutes when high, data on sout is muted to quiet code. when low, sout carries active code. muter when high, data on rout is muted to quiet code. when low, rout carries active code. power-up n/a eca: status register page 0 a12=0 a11=0 read address: 02 hex + base address ecb: status register read address: 22 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 reserved td dtdet reserved reserved active tdg nb functional descripti on of register bits reserved reserved bit. td logic high indicates the pr esence of a 2100 hz tone. dtdet logic high indicates the presence of a double-talk condition. reserved reserved bit. reserved reserved bit. active logic high indicates that the leve l on rin has exceeded the lp threshold. tdg tone detection status bit gated with the autotd bit. (control register 2) logic high indicates that autotd has been enab led and the tone detector has detected the presence of a 2100 hz tone. nb logic high indicates the presence of a narrow-band signal on rin.
zl38065 data sheet 26 zarlink semiconductor inc. figure 13 - the mu profile power-up 00 hex eca: flat delay register (fd) page 0 a12=0 a11=0 r/w address: 04 hex + base address ecb: flat delay register (fd) r/w address: 24 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 fd7 fd6 fd5 fd4 fd3 fd2 fd1 fd0 power-up 00 hex eca: decay step number register (ns)) page 0 a12=0 a11=0 r/w address: 07 hex + base address ecb: decay step number register (ns) r/w address: 27 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 ss7 ss6 ss5 ss4 ss3 ss2 ss1 ss0 power-up 04 hex eca: decay step size control register (ssc) page 0 a12=0 a11=0 r/w address: 06 hex + base address ecb: decay step size control register (ssc) r/w address: 26 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 0 0 0 0 0 ssc2 ssc1 ssc0 amplitude of mu time flat delay (fd 7-0 ) step size (ss) 1.0 2 -16 fir filter length (512 or 1024 taps) number of steps (ns 7-0 )
zl38065 data sheet 27 zarlink semiconductor inc. functional description of register bits the exponential decay registers (decay step number and decay step size) and flat delay register allow the lms adaptation step-size (mu) to be programm ed over the length of the fir filter. a programmable mu profile allows the performance of the echo canceller to be optimized for specific applications. for example, if the characteristic of the echo response is known to hav e a flat delay of several milliseconds and a roughly exponential decay of the echo impulse response, then the mu profile can be programmed to approximate this expected impulse response thereby improving the convergence characteristics of the adaptive filter. note that in the following register descriptions, one tap is equivalent to 125 s (64 ms/512 taps). fd 7-0 flat delay : this register defines the flat delay of the mu profile, (i .e., where the mu value is 2 -16 ). the delay is defined as fd 7-0 x 8 taps. for example; if fd 7-0 = 5, then mu=2 -16 for the first 40 taps of the echo canceller fir filter. the valid range of fd 7-0 is: 0 fd 7-0 64 in normal mode and 0 fd 7-0 128 in extended-delay mode. the default value of fd 7-0 is zero. ssc 2-0 decay step size control : this register controls the step size (ss) to be used during the exponential decay of mu. the decay rate is defined as a decrease of mu by a factor of 2 every ss taps of the fir filter, where ss = 4 x2 ssc 2-0 . for example; if ssc 2-0 = 4, then mu is reduced by a factor of 2 every 64 taps of the fir filter. the default value of ssc 2-0 is 04 hex . ns 7-0 decay step number : this register defines the nu mber of steps to be used for the decay of mu where each step has a period of ss taps (see ssc 2-0 ). the start of the exponential decay is defined as: filter length (512 or 1024) - [decay step number (ns 7-0 ) x step size (ss)] where ss = 4 x2 ssc 2-0 . for example; if ns 7-0 =4 and ssc 2-0 =4, then the exponential decay start value is 512 - [ns 7-0 x ss] = 512 - [4 x (4x2 4 )] = 256 taps for a filter length of 512 taps. power-up db hex eca: control register 3 page 0 a12=0 a11=0 r/w address: 08 hex + base address ecb: control register 3 r/w address: 28 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlrun2 injctrl nlrun1 ringclr reserve pathclr pathdet nmatcj functional descripti on of register bits reserved reserved bit. reserved reserved bit. nlrun1 when high, the comfort noise level estimator actively rejects uncancelled echo as being background noise. when low, the noise level estimator makes no such distinction. ringclr when high, the instability detector is activated. when low, the instability detector is disabled. reserve reserved bit. must always be set to one for normal operation. pathclr when high, the current echo channel estimate will be cleared and the echo canceller will enter fast convergence mode upon detec tion of a path change . when low, the echo canceller will keep the current path estimate but revert to fast convergence mode upon detection of a path change. note: this bit is ignored if pathdet is low. pathdet when high, the path change detector is ac tivated. when low, the path change detector is disabled. reserved reserved bit.
zl38065 data sheet 28 zarlink semiconductor inc. power-up 54 hex eca: control register 4 page 0 a12=0 a11=0 r/w address: 09 hex + base address ecb: control register 4 r/w address: 29 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 0 sd2 sd1 sd0 0 slow2 slow1 slow0 functional descripti on of register bits 0 must be set to zero. supdec these three bits (sd2,sd1,sd0) control how long the echo canceller remains in a fast convergence state following a path change, reset or bypass operation. a value of zero will keep the echo canceller in fast convergence indefinitely. 0 must be set to zero. slow slow convergence mode speed ad justment.(bits slow2, slow1,slow0) for slow = 1, 2, ..., 7, slow conver gence speed is reduced by a factor of 2 slow as compared to normal adaptation. for slow = 0, no adaptation occurs during slow convergence. power-up n/a eca: rin peak detect register 2 (rp) page 0 a12=0 a11=0 read address: 0d hex + base address ecb: rin peak detect register 2 (rp) read address: 2d hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 rp15 rp14 rp13 rp12 rp11 rp10 rp9 rp8 power-up n/a eca: rin peak detect register 1 (rp) page 0 a12=0 a11=0 read address: 0c hex + base address ecb: rin peak detect register 1 (rp) read address: 2c hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 rp7 rp6 rp5 rp4 rp3 rp2 rp1 rp0 functional descripti on of register bits these peak detector registers allow the user to moni tor the receive in (rin) peak signal level. the information is in 16-bit 2?s complement linear coded format presented in two 8 bit registers for each echo canceller. the high byte is in register 2 and the low byte is in register 1.
zl38065 data sheet 29 zarlink semiconductor inc. power-up n/a eca: sin peak dete ct register 2 (sp) page 0 a12=0 a11=0 read address: 0f hex + base address ecb: sin peak dete ct register 2 (sp) read address: 2f hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 sp15 sp14 sp13 sp12 sp11 sp10 sp9 sp8 power-up n/a eca: sin peak dete ct register 1 (sp) page 0 a12=0 a11=0 r/w address: 0e hex + base address ecb: sin peak dete ct register 1 (sp) r/w address: 2e hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 sp7 sp6 sp5 sp4 sp3 sp2 sp1 sp0 functional descripti on of register bits these peak detector registers allow the user to monitor the send in (sin) peak signal level. the information is in 16-bit 2?s complement linear co ded format presented in two 8 bit regi sters for each echo canceller. the high byte is in register 2 and the low byte is in register 1. power-up n/a eca: error peak detect register 2 (ep) page 0 a12=0 a11=0 read address: 11 hex + base address ecb: error peak detect register 2 (ep)) read address: 21 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 ep15 ep14 ep13 ep12 ep11 ep10 ep9 ep8 power-up n/a eca: error peak detect register 1 (ep) page 0 a12=0 a11=0 read address: 10 hex + base address ecb: error peak detect register 1 (ep) read address: 30 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 ep7 ep6 ep5 ep4 ep3 ep2 ep1 ep0 functional descripti on of register bits these peak detector registers allow the user to monitor th e error signal peak level. the information is in 16 bit 2?s complement linear coded format presented in two 8 bit registers for each echo canceller. power-up 10 hex eca: path change timer (pathtmr) page 0 a12=0 a11=0 r/w address: 12 hex + base address ecb: path change timer (pathtmr) r/w address: 32 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 ptmr7 ptmr6 ptmr5 ptmr4 ptmr3 ptmr2 ptmr1 ptmr0 functional descripti on of register bits negative erle time required to declare a path cha nge. raising this value decreases the path change sensitivity.
zl38065 data sheet 30 zarlink semiconductor inc. power-up 41 hex eca: path change sensitivity (pthsens) page 0 a12=0 a11=0 r/w address: 13 hex + base address ecb: path change sensitivity (pthsens) r/w address: 33 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 psens7 psens6 psens5 psens4 psens3 psens2 psens1 psens0 functional descripti on of register bits this register sets the negative erle sensitivity value. raising this value decreases path change sensitivity. power-up 48 hex eca: double-talk detection threshold register 2 (dtdt or erl) page 0 a12=0 a11=0 r/w address: 15 hex + base address ecb: double-talk detection threshold register 2 (dtdt or erl) r/w address: 35 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 dtdt15 dtdt14 dtdt13 dtdt12 dtdt11 dtdt10 dtdt9 dtdt8 power-up 00 hex eca: double-talk detection threshold register 1 (dtdt or erl) page 0 a12=0 a11=0 r/w address: 14 hex + base address ecb: double-talk detection threshold register 1 (dtdt or erl) r/w address: 34 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 dtdt7 dtdt6 dtdt5 dtdt4 dtdt3 dtdt2 dtdt1 dtdt0 functional descripti on of register bits this register should reflect the minimum return echo level (sin) relative to rout expected in the system. the default value of 4800 hex = 0.5625 represents a path loss of -5 db. this value sets the high-level double- talk detection threshold (dtdt). the information is in 16 bit 2?s complement linear coded format presented in two 8 bit registers for each echo canceller. the maximum value is 7fff hex = 0.9999 or 0 db. power-up 04 hex eca: sup lower limit 2 (erllow) page 0 a12=0 a11=0 r/w address: 17 hex + base address ecb: sup lower limit 2 (erllow) r/w address: 37 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 erlw15 erlw14 erlw13 erlw12 erlw11 erlw10 erlw9 erlw8 power-up 00 hex eca: sup lower limit 1 (erllow) page 0 a12=0 a11=0 r/w address: 16 hex + base address ecb: sup lower limit 1 (erllow) r/w address: 36 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 erlw7 erlw6 erlw5 erlw4 erlw3 erlw2 erlw1 erlw0 functional descripti on of register bits this register sets the lower limi t on sup, which marks the region below which fast convergence always occurs (provided a signal is present). if er llow is set to the dtdt starting value (4800 hex ), the echo canceller will remain in fast convergence mode and will not switch to slow convergence. the information is in 16 bit 2?s complement linear coded format presente d in two 8 bit registers for each echo canceller.
zl38065 data sheet 31 zarlink semiconductor inc. power-up 0c hex eca: non-linear processor threshold register 2 (nlpthr) page 0 a12=0 a11=0 r/w address: 19 hex + base address ecb: non-linear processor threshold register 2 (nlpthr) r/w address: 39 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlp15 nlp14 nlp13 nlp12 nlp11 nlp10 nlp9 nlp8 power-up e0 hex eca: non-linear processor threshold register 1 (nlpthr) page 0 a12=0 a11=0 r/w address: 18 hex + base address ecb: non-linear processor threshold register 1 (nlpthr) r/w address: 38 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlp7 nlp6 nlp5 nlp4 nlp3 nlp2 nlp1 nlp0 functional descripti on of register bits this register allows the user to program the level of the non-linear pr ocessor threshold (nlpthr). the 16 bit 2?s complement linear value defaults to 0ce0 hex = 0.1 or -20.0 db. the maximum value is 7fff hex = 0.9999 or 0 db. power-up 40 hex eca: adaptation step size register 2 (mu) page 0 a12=0 a11=0 r/w address: 1b hex + base address ecb: adaptation step size register 2 (mu) r/w address: 3b hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 mu15 mu14 mu13 mu12 mu11 mu10 mu9 mu8 power-up 00 hex eca: adaptation step size register 1 (mu) page 0 a12=0 a11=0 r/w address: 1a hex + base address ecb: adaptation step size register 1 (mu) r/w address: 3a hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 mu7 mu6 mu5 mu4 mu3 mu2 mu1 mu0 functional descripti on of register bits this register allows the user to program the level of mu, which is the lms filter step size. increasing this value can speed up convergence times, but can also potentially decrease vec stability. mu is a 16 bit 2?s complement value which defaults to 4000 hex = 1.0 the maximum value is 7fff hex or 1.9999 decimal. the high byte is in register 2 and the low byte is in register 1.
zl38065 data sheet 32 zarlink semiconductor inc. power-up 40 hex eca: gains register 2 page 0 a12=0 a11=0 r/w address: 1d hex + base address ecb: gains register 2 r/w address: 3d hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 0 rin2 rin1 rin0 0 rout2 rout1 rout0 power-up 00 hex eca: gains register1 page 0 a12=0 a11=0 r/w address: 1c hex + base address ecb: gains register 1 r/w address: 3c hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 0 sin2 sin1 sin0 0 sout2 sout1 sout0 functional descripti on of register bits this register is used to select gain values on rin, rout, sin and sout. gains is split into four groups of four bits. each gr oup maps to a different signal port (as indicated above), and has three gain bits. the following table indicates how these gain bits are used: bit2 bit1 bit0 gain level 1 1 1 +9 db 1 1 0 +6 db) 1 0 1 +3 db 1 0 0 0 db (default) 0 1 1 -3 db 0 1 0 -6 db 0 0 1 -9 db 0 0 0 -12 db note that the -12 db pad bit in control register 1 provi des 12 db of attenuation in the rin to rout path, and will override the settings in gains. power-up 08 hex eca: nlp threshold 2 (nlpthr2) page 0 a12=0 a11=0 r/w address: 1e hex + base address ecb: nlp threshold 2 (nlpthr2) r/w address: 3e hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlpth7 nlpth6 nlpth5 nlpth4 nlpth3 nlpth2 nlpth1 nlpth0 functional descripti on of register bits this register is used to force the nlp off when very small signals exist on rin. nlp is forced off if rin is below nlpthr2 << 4. raising this value can help prevent nlp masking at very low signal levels.
zl38065 data sheet 33 zarlink semiconductor inc. power-up 08 hex eca: low power threshold (lpthres) page 0 a12=0 a11=0 r/w address: 1f hex + base address ecb: low power threshold (lpthres) r/w address: 3f hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 lpth7 lpth6 lpth5 lpth4 lpth3 lpth2 lpth1 lpth0 functional descripti on of register bits this register is used to control the rin low power threshold. the threshold is set by lpthres << 4 and is compared to rin. raising lpthres makes the vec less responsive to very small signals. power-up n/a eca: estimated echo cancellation level 2 (sup) page 1 a12=0 a11=1 r/w address: 05 hex + base address ecb: estimated echo cancellation level 2 (sup) r/w address: 25 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 sup15 sup14 sup13 sup12 sup11 sup10 sup9 sup8 power-up n/a eca: estimated echo cancellation level 1 (sup) page 1 a12=0 a11=1 read address: 04 hex + base address ecb: estimated echo cancellation level 1 (sup) read address: 24 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 sup7 sup6 sup5 sup4 sup3 sup2 sup1 sup0 functional descripti on of register bits this register is the estimate of the level of error as compared to run. sup is used to detect low-level double-talk and to select convergence speed (fast or slow ). this register is a 16 bit 2?s complement linear value and defaults to 4800 hex = 0 db. as cancellation progresses, this value decreases with its lower limit set by erllow. it is reset after a path change or reset/bypass operation. power-up n/a eca: residual error signal 2 (err) page 1 a12=0 a11=1 read address: 07 hex + base address ecb: residual error signal 2 (err) read address: 27 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 err15 err14 err13 err12 err11 err10 err9 err8 power-up n/a eca: residual error signal 1 (err) page 1 a12=0 a11=1 read address: 06 hex + base address ecb: residual error signal 1 (err) read address: 26 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 err7 err6 err5 err4 err3 err2 err1 err0 functional descripti on of register bits this register represents the error signal after the filt er and prior to nlp. this register is a 16 bit 2?s complement linear value.
zl38065 data sheet 34 zarlink semiconductor inc. power-up 00 hex eca: noise level control 2 (nlinc) page 2 a12=1 a11=0 r/w address: 11 hex + base address ecb: noise level control 2 (nlinc) r/w address: 31 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlinc15 nlinc14 nlinc13 nlinc12 n linc11 nlinc10 nlinc9 nlinc8 power-up 04 hex eca: noise level control 1 (nlinc) page 2 a12=1 a11=0 r/w address: 10 hex + base address ecb: noise level control 1 (nlinc) r/w address: 30 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlinc7 nlinc6 nlinc5 nlinc4 nlinc3 nlinc2 nlinc1 nlinc0 functional descripti on of register bits noise level estimator ramping rate. a lower value will give faster ramping. the default value of 4 hex will provide g.168 compliance. power-up 40 hex eca: maximum comfort noise level 2 (nlimit) page 2 a12=1 a11=0 r/w address: 19 hex + base address ecb: maximum comfort noise level 2 (nlimit) r/w address: 39 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlimit15 nlimit14 nlimit13 nlimit12 nlimit11 nlimit10 nlimit9 nlimit8 power-up 00 hex eca: maximum comfort noise level 1 (nlimit) page 2 a12=1 a11=0 r/w address: 18 hex + base address ecb: maximum comfort noise level 1 (nlimit) r/w address: 38 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlimit7 nlimit6 nlimit5 nlimit4 nlimit3 nlimit2 nlimit1 nlimit0 functional descripti on of register bits this register controls the maximum co mfort noise injection value that the vec is able to use. this register is a 16-bit linear value.
zl38065 data sheet 35 zarlink semiconductor inc. power-up 3e hex eca: nlp ramp-out rate 2 (rampout) page 2 a12=1 a11=0 r/w address: 1b hex + base address ecb: nlp ramp-out rate 2 (rampout) r/w address: 3b hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 rmpo15 rmpo14 rmpo13 rmpo12 rmpo11 rmpo10 rmpo9 rmpo8 power-up 00 hex eca: nlp ramp-out rate 1 (rampout) page 2 a12=1 a11=0 r/w address: 1a hex + base address ecb: nlp ramp-out rate 1 (rampout) r/w address: 3a hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 rmpo7 rmpo6 rmpo5 rmpo4 rmpo3 rmpo2 rmpo1 rmpo0 functional descripti on of register bits this register controls how quickly the nlp turns on. rampout is nomalized to 4000 hex = 1 and only values lower than this are valid. lowering this value will cause the nlp to turn on more quickly. power-up 41 hex eca: nlp ramp-in rate 2 (rampin) page 2 a12=1 a11=0 r/w address: 1d hex + base address ecb: nlp ramp-in rate 2 (rampin) r/w address: 3d hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 rmpi15 rmpi14 rmpi13 rmpi12 rmpi11 rmpi10 rmpi9 rmpi8 power-up 00 hex eca: nlp ramp-in rate 2 (rampin) page 2 a12=1 a11=0 r/w address: 1c hex + base address ecb: nlp ramp-in rate 2 (rampin) r/w address: 3c hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 rmpi7 rmpi6 rmpi5 rmpi4 rmpi3 rmpi2 rmpi1 rmpi0 functional descripti on of register bits this register controls how quickly the nlp turns off. rampin is nomalized to 4000 hex = 1 and only values higher than this are valid. ra ising this value will cause the nlp to turn off more quickly.
zl38065 data sheet 36 zarlink semiconductor inc. power-up n/a eca: background noise level estimate 2 (noislev) page 3 a12=1 a11=1 read address: 03 hex + base address ecb: background noise level estimate 2 (noislev) read address: 23 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nsl15 nsl14 nsl13 nsl12 nsl11 nsl10 nsl9 nsl8 power-up n/a eca: background noise level estimate 1 (noislev) page 3 a12=1 a11=1 read address: 02 hex + base address ecb: background noise level estimate 1 (noislev) read address: 22 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nsl7 nsl6 nsl5 nsl4 nsl3 nsl2 nsl1 nsl0 functional descripti on of register bits this register reflects the vec?s current estimation of background noise as a 16 bit linear value. power-up n/a eca: nlp signal scaling factor 2 (nlpgain) page 3 a12=1 a11=1 read address: 05 hex + base address ecb: nlp signal scaling factor 2 (nlpgain) read address: 25 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlpss15 nlpss14 nlpss13 nlpss12 nlpss11 nlpss10 nlpss9 nlpss8 power-up n/a eca: nlp signal scaling factor 1 (nlpgain) page 3 a12=1 a11=1 read address: 04 hex + base address ecb: nlp signal scaling factor 1 (nlpgain) read address: 24 hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nlpss7 nlpss6 nlpss5 nlpss4 nlpss3 nlpss2 nlpss1 nlpss0 functional descripti on of register bits this register reflects the nlp at tenuation, and is affected by the rampin and rampout values. nlpgain is a 16-bit linear value which is normalized to 4000 hex = 1 (no attenuation). lower values reflect more attenuation.
zl38065 data sheet 37 zarlink semiconductor inc. power-up 01 hex eca: noise level scaling factor 2 (nlscale) page 3 a12=1 a11=1 r/w address: 0d hex + base address ecb: noise level scaling factor 2 (nlscale) r/w address: 2d hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nls15 nls14 nls13 nls12 nls11 nls10 nls9 nls8 power-up aa hex eca: noise level scaling factor 1 (nlscale) page 3 a12=1 a11=1 r/w address: 0c hex + base address ecb: noise level scaling factor 1 (nlscale) r/w address: 2c hex + base address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nls7 nls6 nls5 nls4 nls3 nls2 nls1 nls0 functional descripti on of register bits this register is used to scale the comfort noise up or down. larger values will increase the relative level of comfort noise. the default value of 01aa hex will provide g.168 compliance with the advanced nlp. the high byte is in register 2 and the low byte is in register 1.
zl38065 data sheet 38 zarlink semiconductor inc. power-up 00 hex main control register 0 (ec group 0) page 0 a12=0 a11=0 r/w address: 400 hex bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 wr_all ode mirq mtdbi mtdai format law pwup functional descripti on of register bits wr_all write all control bit: when high, group 0-15 echo cancellers registers are mapped into 0000 hex to 0003f hex which is group 0 address mapping. useful to initialize the 16 groups of echo cancellers as per group 0. when low, addr ess mapping is per figure 11. note: only the main control register 0 has the wr_all bit. ode output data enable: this control bit is logica lly and?d with the ode input pin. when both ode bit and ode input pin are high, the rout and so ut outputs are enabled. when the ode bit is low or the ode input pin is low, the rout and sout outputs are high impedance . note: only the main control register 0 has the ode bit. mirq mask interrupt: when high, all the interrupts from the tone detectors output are masked. the tone detectors operate as specified in t heir echo canceller b, control register 2. when low, the tone detectors interrupts are active. note: only the main control register 0 has the mirq bit. mtdbi mask tone detector b interrupt: when high, the tone detector interrupt output from echo canceller b is masked. the tone detector operates as specified in echo canceller b, control register 2. when low, the tone detector b interrupt is active. mtdai mask tone detector a interrupt: when high, the tone detector interrupt output from echo canceller a is masked. the tone detector operates as specified in echo canceller a, control register 2. when low, the tone detector a interrupt is active. format itu-t/sign mag: when high, both echo cancellers a and b for a given group, accept itu-t (g.711) pcm code. when low, both echo cancellers a and b for a given group, accept sign- magnitude pcm code. law a/ law: when high, both echo cancellers a and b for a given group, accept a-law companded pcm code. when low, both echo cancellers a and b for a given group, accept - law companded pcm code. pwup power-up: when high, both echo cancellers a and b and tone detectors for a given group, are active. when low, both echo cancellers a and b and tone detectors for a given group, are placed in power down mode. in this mode, the corresponding pcm data are bypassed from rin to rout and from sin to sout with two frames delay. when the pwup bit toggles from zero to one, the echo canceller a and b execute their initialization rout ine which presets their registers, base address+00 hex to base address+3f hex , to default power up value and clears the adaptive filter coefficients. two frames are necessary for the initialization routine to execute properly. once the initialization routine is executed, the user can set the per channel control registers for thei r specific application.
zl38065 data sheet 39 zarlink semiconductor inc. power-up 00 hex main control register 1 (ec group 1) page0 a12=0 a11=0 r/w address: 401 hex main control register 2 (ec group 1) r/w address: 402 hex main control register 3 (ec group 1) r/w address: 403 hex main control register 4 (ec group 1) r/w address: 404 hex main control register 5 (ec group 1) r/w address: 405 hex main control register 6 (ec group 1) r/w address: 406 hex main control register 7 (ec group 1) r/w address: 407 hex main control register 8 (ec group 1) r/w address: 408 hex main control register 9 (ec group 1) r/w address: 409 hex main control register 10 (ec group 1) r/w address: 40a hex main control register 11 (ec group 1) r/w address: 40b hex main control register 12 (ec group 1) r/w address: 40c hex main control register 13 (ec group 1) r/w address: 40d hex main control register 14 (ec group 1) r/w address: 40e hex main control register 15 (ec group 1) r/w address: 40f hex bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 unused unused unused mtdbi mtdai format law pwup functional descripti on of register bits unused unused bits mtdbi mask tone detector b interrupt: when high, the tone detector interrupt output from echo canceller b is masked. the tone detector operates as specified in echo canceller b, control register 2. when low, the tone detector b interrupt is active. mtdai mask tone detector a interrupt: when high, the tone detector interrupt output from echo canceller a is masked. the tone detector operates as specified in echo canceller a, control register 2. when low, the tone detector a interrupt is active. format itu-t/sign mag: when high, both echo cancellers a and b for a given group, accept itu-t (g.711) pcm code. when low, both echo cancellers a and b for a given group, accept sign- magnitude pcm code. law a/ law: when high, both echo cancellers a and b for a given group, accept a-law companded pcm code. when low, both echo cancellers a and b for a given group, accept - law companded pcm code. pwup power-up: when high, both echo cancellers a and b and tone detectors for a given group, are active. when low, both echo cancellers a and b and tone detectors for a given group, are placed in power down mode. in this mode, the corresponding pcm data are bypassed from rin to rout and from sin to sout with two frames delay. when the pwup bit toggles from zero to one, the echo cancellers a and b execute their initialization routine which presets their registers, base address+00 hex to base address+3f hex , to default reset value and clears the adaptive filter coefficients. two frames are neces sary for the initialization routine to execute properly. once the initialization routine is exec uted, the user can set the per channel control registers for their specific application.
zl38065 data sheet 40 zarlink semiconductor inc. power-up 00 hex interrupt fifo register page 0 a12=0 a11=0 r/w address: 410 hex bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 irq00 i4i3i2i1i0 functional descripti on of register bits irq write all control bit: when high, group 0- 15 echo cancellers registers are mapped into 0000 hex to 0003f hex which is group 0 address mapping. useful to initialize the 16 groups of echo cancellers as per group 0. when low, addr ess mapping is per figure 11. note: only the main control register 0 has the wr_all bit. 0 unused bits. always zero. i<4:0> i<4:0> binary code indicate s the channel number at which a tone detector state change has occurred. note: whenever a tone disable is de tected or released, an interrupt is generated. power-up 00 hex test register page 0 a12=0 a11=0 r/w address: 411 hex bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 reserved reserved reserved reserved reserved reserved reserved reserved functional descripti on of register bits reserved reserved bits. must always be set to zero for normal operation. tirq test irq: useful for the application engineer to verify the interrupt service routine. when high, any change to mtdbi and mtdai bits of the main control register will cause an interrupt and its corresponding channel number will be available from the interrupt fifo register. when low, normal operation is selected.
zl38065 data sheet 41 zarlink semiconductor inc. * exceeding these values may cause permanent damage. functional operation under these conditions is not implied. . ? typical figures are at 25 c and are for design aid only: not guaranteed and not subject to production testing. ? characteristics are over recommended operating conditions unless otherwise stated. ? typical figures are at 25 c, v dd1 =3.3 v and are for design aid only: not guaranteed and not subject to production testing. * note 1: maximum leakage on pins (output or i/o pins in high impedance state) is over an applied voltage ( v in ). absolute maximum ratings* parameter symbol min. max. units 1 i/o supply voltage (v dd1 )v dd_io -0.5 5.0 v 2 core supply voltage (v dd2 )v dd_core -0.5 2.5 v 3 input voltage v i3 v ss - 0.5 v dd1 +0.5 v 4 input voltage on any 5 v tolerant i/o pins v i5 v ss - 0.3 7.0 v 5 continuous current at digital outputs i o 20 ma 6 package power dissipation p d 2w 7 storage temperature t s -55 150 c recommended operating conditions - voltages are with respect to ground (vss) unless otherwise stated characteristics sym. min, typ. ? max. units 1 operating temperature t op -40 +85 c 2 i/o supply voltage (v dd_io )v dd1 3.0 3.3 3.6 v 3 core supply voltage (v dd_core )v dd2 1.6 1.8 2.0 v 4 input high voltage on 3.3 v tolerant i/o v ih3 0.7v dd1 v dd1 v 5 input high voltage on 5 v tolerant i/o pins v ih5 0.7v dd1 5.5 v 6 input low voltage v il 0.3v dd1 v dc electrical characteristics ? - voltages are with respect to ground (v ss ) unless otherwise stated. characteristics sym. min. typ. ? max. units test conditions 1 i n p u t s static supply current i cc 250 a reset = 0 idd_io (v dd1 = 3.3 v) i dd_io 10 ma all 32 channels active idd_core (v dd2 = 1.8 v) i dd_core 65 ma all 32 channels active 2 power consumption p c 150 mw all 32 channels active 3 input high voltage v ih 0.7v dd1 v 4 input low voltage v il 0.3v dd1 v 5 input leakage input leakage on pullup input leakage on pulldown i ih /i il i lu i ld -30 30 10 -55 65 a a a v in =v ss to v dd1 or 5.5 v v in =v ss v in =v dd1 see note 1 6 input pin capacitance c i 10 pf 7 o u t p u t s output high voltage v oh 0.8v dd1 vi oh = 12 ma 8 output low voltage v ol 0.4 v i ol = 12 ma 9 high impedance leakage i oz 10 av in =v ss to 5.5 v 10 output pin capacitance c o 10 pf
zl38065 data sheet 42 zarlink semiconductor inc. ? characteristics are over recommended operating conditions unless otherwise stated. ? characteristics are over recommended operating conditions unless otherwise stated. ? typical figures are at 25 c, v dd1 = 3.3 v and for design aid only: not guaranteed and not subject to production testing. ? characteristics are over recommended operating conditions unless otherwise stated. ? typical figures are at 25 c, v dd1 = 3.3 v and for design aid only: not guaranteed and not subject to production testing. * note1: high impedance is measured by pulling to the appropriate rail with r l , with timing corrected to cancel time taken to discharge c l . ? characteristics are over recommended operating conditions unless otherwise stated. ? typical figures are at 25 c, v dd1 = 3.3 v and for design aid only: not guaranteed and not subject to production testing. ac electrical ch aracteristics ? - timing parameter measurement voltage levels - voltages are with respect to ground (v ss ) unless otherwise stated. characteristics sym. level units conditions 1 cmos threshold v tt 0.5v dd1 v 2 cmos rise/fall threshold voltage high v hm 0.7v dd1 v 3 cmos rise/fall threshold voltage low v lm 0.3v dd1 v ac electrical characteristics ? - frame pulse and c4i characteristic sym. min. typ. ? max. units notes 1 frame pulse width (st-bus, gci) t fpw 20 2* t cp -20 ns 2 frame pulse setup time before c4i falling (st-bus or gci) t fps 10 122 150 ns 3 frame pulse hold time from c4i falling (st-bus or gci) t fph 10 122 150 ns 4 c4i period t cp 190 244 300 ns 5 c4i pulse width high t ch 85 150 ns 6 c4i pulse width low t cl 85 150 ns 7 c4i rise/fall time t r , t f 10 ns ac electrical characteristics ? - serial streams for st-bus and gci backplanes characteristic sym. min. typ. ? max. units test conditions 1 rin/sin set-up time t sis 10 ns 2 rin/sin hold time t sih 10 ns 3 rout/sout delay - active to active t sod 60 ns c l =150 pf 4 output data enable (ode) delay t ode 30 ns c l =150 pf, r l =1 k see note 1 ac electrical characteristics ? - master clock - voltages are with respect to ground (v ss ). unless otherwise stated. characteristic sym. min. typ. ? max. units notes 1 master clock frequency, - fsel = 0 - fsel = 1 f mcf0 f mcf1 19.0 9.5 20.0 10.0 21.0 10.5 mhz mhz 2 master clock low t mcl 20 ns 3 master clock high t mch 20 ns
zl38065 data sheet 43 zarlink semiconductor inc. ? characteristics are over recommended operating conditions unless otherwise stated. ? typical figures are at 25 c, v dd1 = 3.3 v and for design aid only: not guaranteed and not subject to production testing. figure 14 - st-bus timing at 2.048 mbps ac electrical ch aracteristics ? - motorola non-multiplexed bus mode characteristics sym. min. typ. ? max. units test conditions 1cs setup from ds falling t css 0ns 2r/w setup from ds falling t rws 0ns 3 address setup from ds falling t ads 0ns 4cs hold after ds rising t csh 0ns 5r/w hold after ds rising t rwh 0ns 6 address hold after ds rising t adh 0ns 7 data delay on read t ddr 79 ns 8 data hold on read t dhr 315ns 9 data setup on write t dsw 0ns 10 data hold on write t dhw 0ns 11 acknowledgment delay t akd 80 ns 12 acknowledgment hold time t akh 08ns 13 irq delay t ird 20 65 ns v tt v tt f0i c4i t fpw rout/sout rin/sin t fph t sod t sih t ch t cl bit 0, channel 31 t fps t cp t sis v tt v tt bit 7, channel 0 bit 6, channel 0 bit 5, channel 0 bit 0, channel 31 bit 7, channel 0 bit 6, channel 0 bit 5, channel 0 v hm v lm t r t f
zl38065 data sheet 44 zarlink semiconductor inc. figure 15 - gci interface timing at 2.048 mbps figure 16 - output driver enable (ode) figure 17 - master clock v tt v tt f0i c4i t fpw sout/rout sin/rin t fph t sod t sih t ch t cl bit 7, channel 31 t fps t cp t sis v tt v tt bit 0, channel 0 bit 1, channel 0 bit 2, channel 0 bit 7, channel 31 bit 0, channel 0 bit 1, channel 0 bit 2, channel 0 t r t f v hm v lm v tt hiz hiz sout/rout ode t ode t ode valid data v tt t mch t mcl v tt mclk
zl38065 data sheet 45 zarlink semiconductor inc. figure 18 - motorola non-multiplexed bus timing ds a0-a12 cs d0-d7 d0-d7 read write t css t csh t adh t dhr t rws r/w t ads t rwh t dhw t akd t dsw t ddr t akh dta v tt v tt v tt v tt v tt v tt v tt valid address valid read data valid write data t ird irq v tt

www.zarlink.com information relating to products and services furnished herein by zarlink semiconductor inc. or its subsidiaries (collectively ?zarlink?) is believed to be reliable. however, zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from t he application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, u nder patents or other intellectual property rights owned by zarlink or licensed from third parties by zarlink, whatsoever. purchasers of products are also hereby notified that the use of product in certain ways or in combination with zarlink, or non-zarlink furnished goods or services may infringe patents or other intellect ual property rights owned by zarlink. this publication is issued to provide information only and (unless agreed by zarlink in writing) may not be used, applied or re produced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, t heir specifications, services and other information appearing in this publication are subject to change by zarlink without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user?s responsibility t o fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not b een superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to zarlink?s conditi ons of sale which are available on request. purchase of zarlink?s i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in and i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright zarlink semiconductor inc. all rights reserved. technical documentation - not for resale for more information about all zarlink products visit our web site at

▲Up To Search▲

Price & Availability of ZL38065GDG2

	To Download ZL38065GDG2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .